mostafa272
Junior Member level 3
I want to impement the datapath and controller for I-type and R-type single cycle MIPS instructions with verilog,but I don't know for implementing sign-extention block and shift left block use which gates or functions,please guide me.