Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] How to treat the current overshooting when designing layout?

Status
Not open for further replies.
X

x1346

Junior Member level 1
Joined
Apr 22, 2010
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
China
Activity points
1,395
Hi all,
If there is a current overshooting occuping 2% time of a square wave whose high level of the working current is 5mA and low level is 0mA, supposing the metal current density is 1mA/um, then how to decide the width of the metal?
Thanks in advance.
sandy
 

Integrate (time-average) the current across a cycle and
use that value against your current density rule. If you have
a pulsed current density limit also provided, then also
compare that to peak current. If not, I like to use a 10X
DC current density rule of thumb for arbitrarily narrow pulses.
 
  • Like
Reactions: x1346

    X

    x1346

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top