Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to explain negative gain of VCO(Kvco)

Status
Not open for further replies.
B

B_rok

Newbie level 3
Joined
Apr 27, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
I am currently designing differential ring oscillator. I managed to get the oscillation and now trying to vary the Vctrl to get the output frequency. After changing the voltage i managed to plot my frequency vs Vctrl graph. As my Vctrl increases, my frequency decreases.Anyone have any idea how to explain this case?Thx in advance
 

In the differential ring, if Vctrl increases the bias current, the frequency would increase, otherwise it would decrease giving a negative Kvco.
 

BTW, you always want a positive KVCO if you are doing a PLL (at least). Otherwise your whole loop will be unstable.
 

Nope. You just have to change the polarity somewhere else in the loop. Negative KVCO is perfectly acceptable. What is not acceptable is the change of sign during operation!
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top