Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Clock Tree Synthesis topics and guide

Status
Not open for further replies.
P

pd_engineer

Newbie level 5
Joined
May 21, 2008
Messages
10
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,341
Clock Tree Synthesis

Hi,

In order to gain expertise in CTS wat are the topics to be covered. Can anyone list out the topics and the available materials.
 

Re: Clock Tree Synthesis

Hai,

hope u know what is CTS.

Its just playing wit the inverters or buffers or dealy cells such that making all the flops in reaching the clock at same time.

Well regarding expertise, just managining to slove the issues and considering why is that issue coming into picture, what is requried for that, how to solve that.

before that u need to understand some of the issues like

What is clock tree, is that propagated or generated. if different clock domains are there y is that? what is acceptable skew, info of PLL

hope if u become familair in this u can become expertise in CTS or CTO
 

Clock Tree Synthesis

primetime user guide may help you
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top