Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

supply voltage variation

Status
Not open for further replies.
R

ramaswami

Newbie level 4
Joined
Aug 3, 2009
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
kharagpur
Activity points
1,327
voltage variation

hi all ,
i have an architecture and verilog codes for all the blocks in that arch.
if i want to implement multiple voltage scaling techq to that which tool
will allow to vary VDD to find out delays at lower or higher VDD
 

voltage variation

You have to do HSPICE simulation to do that. For that you need to convert your verilog circuit to HSPICE format, which could be a manual labor. Once you have done it, then its a piece of cake.
 

    R

    ramaswami

    Points: 2
    Helpful Answer Positive Rating
voltage variation main supply

What is your design size?
You can convert your design after synthesis to HSPICE netlist automatically using Cadence IC6.1. Once you get the netlist, simply change the VDD and simulate it. If your design has more than 10,000 transistors, the HSPICE can take a long time.

Alternatively, you can make new library for synthesis/map with modified delays obtained from individually simulating cells in the library for different VDDs. The latter solution is a bit harder.

Mehrdad
 

    R

    ramaswami

    Points: 2
    Helpful Answer Positive Rating
voltage variation measurement

mehrdadfeller said:
What is your design size?
You can convert your design after synthesis to HSPICE netlist automatically using Cadence IC6.1. Once you get the netlist, simply change the VDD and simulate it. If your design has more than 10,000 transistors, the HSPICE can take a long time.

Alternatively, you can make new library for synthesis/map with modified delays obtained from individually simulating cells in the library for different VDDs. The latter solution is a bit harder.

Mehrdad
Click to expand...


thankq Mehrdad, i will try. If u have any other idea plz let me know..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top