Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Ratioed and ratioless logic

Status
Not open for further replies.
E

engrbabarmansoor

Member level 1
Joined
Jan 18, 2007
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,535
ratioless logic

Can any body explain the difference between ratioed and ratioless logic?
Also what are the advantages and disadvantages of each?
 

ratioless

You can refer to "Digital Integrated Circuits" by "J. M. Rabaey and ..." second edition part 6.2.2.
 
ratioless logic in cmos

These terms related to the Dynamic MOS ckts....
dynamic MOS ckts make use of parasitic capacitance b/n gate and substrate to provide temporary storage ,which can b made permanent by periodic refreshing operations..this charge determines the logic level..

For eg. consider an dynmic MOS inveretr ,if its o/p voltage depends on the aspect ratio of the transistors,then its of ratioed logic....else ratioedless..
More details u can get in Millman halkies
....................srini.
 
ratio less logic

in retioed logic VOL and VOH depend on the ratio of the transistor or risistor in the drive and in the load like risiteve load inverter




in ratioless logic VOL and VOH dont depend on the transistor raio like CMOS inverter
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top