Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. there should not be any contention.
2. you should keep your bidi's and tristate pins in output mode so that thre wont be any folating nets.
3.Disable all pullups and pulldown on IO cells.
4. powerdown the analog blocks like PLL, DLL
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
