Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

do you add propagation delay when doing transition fault tes

Status
Not open for further replies.
V

Vmanthapuri

Newbie level 4
Joined
May 2, 2008
Messages
6
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,331
when you are testing TFT does this delay includes the propagation delay of the wire too? or it is just rising or falling time of the node to opposit value?
I would appreciate if any one can help me n this,
~V
 

Re: do you add propagation delay when doing transition fault

Hi V,

It will include the net delay as well. when we do the TFT what we are trying to check if a node is able to transit in given time. A transition at a given node will be effected by the net delay as well as the cells delay of the cells that are behind that node.

Hope this helps,

-cheers
vlsi_eda_guy
 
Re: do you add propagation delay when doing transition fault

yes we used to add net delay, as well as gate delay
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top