Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes its an inverter with hyteresis, because here output not only depends on input but also on previous output, which providing the bias for an inverter.
Yes its an inverter with hyteresis, because here output not only depends on input but also on previous output, which providing the bias for an inverter.
But the output of this inverter is not rail-to-rail swing. It is changed from Vthn to Vdd-lVthpl.
And when Vin is 0 or Vdd the output switces to high-impedance state.
Yes its an inverter with hyteresis, because here output not only depends on input but also on previous output, which providing the bias for an inverter.
But the output of this inverter is not rail-to-rail swing. It is changed from Vthn to Vdd-lVthpl.
And when Vin is 0 or Vdd the output switces to high-impedance state.
You are saying the ideal case, right?
I have done a dc simulation on this circuit.
When the input voltage is lower than the Vthn the output voltage drops linearly from Vdd.
May I regard this circuit as a gain-controlled amplifier?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
