Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question on noise simulation in Cadence

Status
Not open for further replies.
J

jeff_zx

Member level 1
Joined
Dec 8, 2005
Messages
34
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,486
I want to design a comparator, the equivalent input noise of it must be less than 1/2 LSB of the syestem.But how can I measure the equivalent input noise exactly?
Use the nosie summary of cadence, i can get a precise total output noise ,which will be constant when the stop frequency near infinite. But the equivalent input noise increase as the frequency goes high!!! what can i do???

thanks!
 

memsgg said:
divide output noise by gain, you can get the input noise...

the gain varies with frequency
Click to expand...

But since the gain varies with frequency, divide output noise by DC gain?And we know that beyond the unit gain point, gain becomes negative, at this time stlii divide output noise by gain, the input noise is ampilfied ,and is unreasonable.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top