Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Constraint diagram for synthsis

Status
Not open for further replies.
aomeen

aomeen

Member level 4
Joined
Dec 8, 2005
Messages
78
Helped
24
Reputation
48
Reaction score
7
Trophy points
1,288
Location
Egypt
Activity points
1,836
Hello all,

I'm new in digital design for synthsis. My Manager asked me for a clock constraint diagram and input/output delay constraint diagram for my design.

For the delay constraint diagram, I read in some ASIC book that it's related to time required for the input to be available after the clock edge, and for the output to be available before next edge... The problem is that all my design blocks are ideal so far "No synthsis- No delay !!", so how would I evaluate the constraint delay ?

:?: should I specify it in terms of symbolic blocks delay... i.e assume D-FF has delay δ and Adder has delay Ta ans so on

:?: What about Clock constrain diagram ?

Thanks in advance...
 

Hi,

You should define input/output delays to constraint your design for synthesis.
Imagine that the inputs for your design come from another block and they are not static, you must define an input delay because these inputs will not be immediately available (they have a delay). The clock edge reference gives you the worse case for the delay. The same for the outputs.
 

    aomeen

    aomeen

    Points: 2
    Helpful Answer Positive Rating
Dr_MS said:
Hi,

You should define input/output delays to constraint your design for synthesis.
Imagine that the inputs for your design come from another block and they are not static, you must define an input delay because these inputs will not be immediately available (they have a delay). The clock edge reference gives you the worse case for the delay. The same for the outputs.
Click to expand...


You are right, but in order to get how much delay I can tolerate, I must know the delay of the internal blocks of my design, which-as I said- are defined only after synthsis.

Should I define the constraints in terms of these delays ?
 

Hi ,


Rule of Thumb for all ports ( except clk) is 40:60 ie

In case if I/P delay you take 40 % clk period and give 60% of clk to out side .

similarly o/p delay take 40% and give 60% to out side .

These % depends on type of design and it will different if your module is talking to outside world ( if you have ports taking to another chip) ...

Regarding clk ingenral you need to take a source latency ( which should come from top level synthesis ) . it is completly depends on your ASIC synthesis strategy ...

feel free to ask if you have any specific doubts .


Thanks & Regards
yln
 

    aomeen

    aomeen

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top