Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Which Verilog functions can be synthesized in Synthesis?

Status
Not open for further replies.
C

choonlle

Full Member level 2
Joined
Jul 18, 2006
Messages
126
Helped
20
Reputation
40
Reaction score
1
Trophy points
1,298
Location
AFRICA
Activity points
2,025
casex,casez,wand,triand,wor,trior,real,disable,forever,arrays,memories,repeat,task, while –some are accepted by synthesis tools.

--That’s means, we cannot confirm whether above syntax, can be synthesis in synplify. So, how we can determine it?

by,
choonlle
 

Re: Problem:Verilog Code

Every Synthesis tool comes with document which tell what is supported
and what is not from HDL. It also includes better RTL coding guidelines.
So search for the doc and read it first before you even start writing the RTL.
 

    C

    choonlle

    Points: 2
    Helpful Answer Positive Rating
Re: Problem:Verilog Code

Any good verilog book shall give the list of synthesisable and non-synthesisable language functions/syntax.
The systhesis tool document also has the list.
The best reference is verilog reference manual whihc would clearly explain this issue.
 

    C

    choonlle

    Points: 2
    Helpful Answer Positive Rating
Re: Problem:Verilog Code

i think it is better to read the reference manual of the tool u want to use rather than lrm because every tool comes with different features and different synthesizable capabilities........so go through the manual of synplify to clarify ur doubts
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top