Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TSMC 0.18um transistor mismatch model

Status
Not open for further replies.

eng_Semi

Full Member level 6
Joined
May 3, 2005
Messages
325
Helped
37
Reputation
74
Reaction score
6
Trophy points
1,298
Location
Egypt
Activity points
4,111
tsmc 0.18um

Hi ALL,

I am using TSMC 0.18um design kit, and I noticed that some transistors (in the tsmc18rf) library are named "nmos2v_mis" which are the mismatch model of the transistors.

My question is, when to use these transistors in simulation and what is the expected difference in results ??

Thanks in advance
 

design kit tsmc 0.18 um

In which TSMC 0.18um design kit? is ADS or Cadence....
 

0.18um tsmc model parameter

in cadence
 

    V

    Points: 2
    Helpful Answer Positive Rating
tsmc mismatch

use it when you want to simulate a real world situation. Parameter mismatches are taken into acount when simulating, so results will be quite different from the ideal situation.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top