Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Layout: Ungrounded dots on the inner signal layer

Status
Not open for further replies.
F

fts_jm

Newbie level 2
Joined
Jun 8, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
Hello All,

I am a newbie in board design.

I am looking at a layout drawing.

On the signal layer (an inner one), there are separate small dots, that surround data and clock signals.

The dots are not grounded.

Please the image below.


Thanks in advance

dots.jpg


Thanks in advance

Felix
 
Last edited:

On the outer layers it is called "Copper Thieving" or "Plating Balance". It is added to the outer layers of a pcb to create a uniform distribution of copper across the surface. This is done to make sure that the copper plating in the holes is uniform. If the copper distribution in the artwork is not uniform, areas with little exposed copper will plate very heavy while areas with large amounts of copper will not plate properly. So, “thieving” steals some of the plating current that would otherwise concentrate on features that are sparse and be spread thin in areas with areas that are dense with features.

On inner layers they are added to even out the resin flow from the prepreg.
 
Last edited:
  • Like
Reactions: fts_jm

    F

    fts_jm

    Points: 2
    Helpful Answer Positive Rating
Thanks for you remark, I forgot to write the question :). What is the purpose of the dots?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top