Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] optimisation for the FF corner

Status
Not open for further replies.
V

vadim888

Member level 2
Joined
Feb 4, 2013
Messages
46
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Activity points
1,596
Dear all,

I just find out what my FF corners is very bad,
and I don't know from where I can start my optimisation.

Any suggestions?

*google didn't help

have a nice week,
Vadim
 

Hi,

I suggest you post a schematic because your question is quite general, and answering it is not an easy job.

Typically the FF corner has the smallest threshold voltage of the devices and hence the higher currents (and transconductances). If your design fails at this corner it is most likely due to large Vds_sat of the devices, so they are leaving saturation operating point.

Cheers,
Dimitar
 
Thank you for your answer! I got the idea!

However, if I will not fix my FF corner, I would post my circuit.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top