Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to reduce the Radiation in Microstrip (Top layer) ??

Status
Not open for further replies.
K

kabaleevisu

Advanced Member level 2
Joined
Apr 14, 2010
Messages
616
Helped
85
Reputation
170
Reaction score
81
Trophy points
1,308
Location
Chennai,India
Activity points
4,512
Hi everyone,
In my Board DDR3 section has some issue,Let me anyone give the solution.
DDR clock (Clk_0 & CLK#_0).Routed in top layer(Microstrip) because due to the less number of layer count.(Board has Eight layers)Four 4 DDR section used so, 64 Data signal occupied in two inner layer and Remaining layer for reference plane.Address and Clock are routed in Mictro strip only .I got feedback from SI team,Clock signal need to route in inner layer for avoiding radiation but if i followed those SI input, I need to increase the layer for clock signal for reference as well as clock signal has affect the enter path of data signal and I could not increase the layer count. I need to fix the problem so any one suggest the valuable solution to avoid the radiation in Top layer.
 

Attachments

  • DDR.JPG
    DDR.JPG
    275.2 KB · Views: 109
Last edited:

There is a basic rule for a microstrip to reduce radiation: do not insert any inhomogeneity to it like bends and components.
Otherwise it must radiate. You can add a metal screen above the line or make a symmetrical microstrip.
 

The most likely signal that will radiate and cause EMC problems is the clock, try and get it on an inner layer....
 

Is it a differential clock? If so you can decrease the spacing between the traces and decrease the dielectric thickness. Definitely not as effective as using an inner layer though.
 

Hi,
Thanks for your valuable comments. Let me explain any one should I route the clock signal in between data Group (byte).if I route between the group will it be a signal integrity issue.(cross talk, radiation) ??
 

kabaleevisu said:
Hi everyone,
In my Board DDR3 section has some issue,Let me anyone give the solution.
DDR clock (Clk_0 & CLK#_0).Routed in top layer(Microstrip) because due to the less number of layer count.(Board has Eight layers)Four 4 DDR section used so, 64 Data signal occupied in two inner layer and Remaining layer for reference plane.Address and Clock are routed in Mictro strip only .I got feedback from SI team,Clock signal need to route in inner layer for avoiding radiation but if i followed those SI input, I need to increase the layer for clock signal for reference as well as clock signal has affect the enter path of data signal and I could not increase the layer count. I need to fix the problem so any one suggest the valuable solution to avoid the radiation in Top layer.
Click to expand...



There are some basic rules :


1. Avoid sharp bends :

image001.png



2. GND Fill

image003.gif


3. stitching GND vias

image004.png


4. large and complete GND plane

image006.png


5. Make sure the GND plane underneath the signal is complete, ,not broken

image008.png


6. Stripline (inner layer) instead of microstrip line


7. Avoid fringing effect by 20H rule

image010.png
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top