Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] How frequency, cell area, leakage power impacts physical design goals

Status
Not open for further replies.

nehajoshi

Newbie level 3
Joined
Nov 16, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
How frequency, cell area, leakage power impacts physical design goals in VLSI flow?
 

if you want to increase the frequency of the design....you have less time period to complete the task...so you need faster gates which will increase the area ....bigger devices mean higher leakage current.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top