Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is this W/L feasible?

Status
Not open for further replies.
A

ananthesh bhat

Junior Member level 3
Joined
Mar 8, 2013
Messages
31
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,514
Hello all,

When I was designing a circuit, after satisfying the spec, I'm getting a W/L ratio for one transistor as 3500. Is this ok? Can I go ahead or should I change the design?

This is in 350nm PDK.
 

Yes, in analog designs large W/L is nothing special. For example, the power fets in LDO could has W/L in the range of 18000/0.12. Input transistors in preamplifiers could also has large W/L for noise minimization, etc.
 
ananthesh bhat said:
I'm getting a W/L ratio for one transistor as 3500. Is this ok?
Click to expand...

Absolutely ok, as Dominik explained above. But don't expect high analysis result accuracy, as such wide transistors usually aren't modelled very exactly.
 

This is very normal especially in power drivers. You want
to finger the device appropriately to avoid crazy gate
resistance and possible current-flow debiasing (and the
tap rules will probably enforce this for you, though maybe
not so far as ensuring best performance - just latchup
free).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top