mr_vasanth
Member level 5
- Joined
- Mar 12, 2007
- Messages
- 86
- Helped
- 5
- Reputation
- 10
- Reaction score
- 7
- Trophy points
- 1,288
- Location
- Bangalore, India, India
- Activity points
- 1,906
Verilog has macro `define as well as provides option to pass +define during compilation.
When to use `define and when to use +define ?
Is there any guideline available ?
When to use `define and when to use +define ?
Is there any guideline available ?
