Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

pll feed sequence in lpc2148 arm controller

Status
Not open for further replies.
I

iec.naga@ymail.com

Newbie level 2
Joined
Aug 10, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
17
pll feed sequence is always 0xaa followed by 0x55. why is it so. what is the format of pllfeed register in lpc2148. how to configure it.
 

iec.naga@ymail.com said:
pll feed sequence is always 0xaa followed by 0x55. why is it so. what is the format of pllfeed register in lpc2148. how to configure it.
Click to expand...
There is No format for feed register when toggling all its bits it starts PLL..

0xAA 10101010
0x55 01010101

sample code
Code C - [expand]
1
2
3
4
5
6
7

void PLL_init(void)
{
  PLLCFG   = 0x00080016;   // configure
  PLLCON   = 0x00000003;   // enable
  PLLFEED  = 0x000000AA;   // feed
  PLLFEED  = 0x00000055;
}
 
iec.naga@ymail.com said:
pll feed sequence is always 0xaa followed by 0x55. why is it so. what is the format of pllfeed register in lpc2148. how to configure it.
Click to expand...

void PLL_Init(void)
{
PLL0CON = 0x01;
PLL0CFG = -----; //Calculate the multiplier and divide value from thye formulas==>
/*The PLL output frequency (when the PLL is both active and connected) is given by: CCLK = M x FOSC or CCLK = FCCO / (2 x P)
The CCO frequency can be computed as:FCCO = CCLK x 2 x P or FCCO = FOSC x M x 2 x P*/

PLL0FEED = 0xAA;
PLL0FEED = 0x55;

}

This might be the proper configuration setup for PLL...

- - - Updated - - -

venkadeshm said:
There is No format for feed register when toggling all its bits it starts PLL..

0xAA 10101010
0x55 01010101

[/syntax]
Click to expand...

why do we need to give these values by consecutive clock cycles? If you say it's just to toggle the bits, you can also give the sequence in the reverse order too? Why it doesn't work when you change the sequence?

Can you please explain me?
 
mathespbe said:
why do we need to give these values by consecutive clock cycles? If you say it's just to toggle the bits, you can also give the sequence in the reverse order too? Why it doesn't work when you change the sequence?

Can you please explain me?
Click to expand...

Yeah, That is its architecture thats why we are doing....
 

venkadeshm said:
Yeah, That is its architecture thats why we are doing....
Click to expand...

Dear Venkadeshm..
thanks for your reply. but i would like to know the architecture of pllfeed sequence. . .

- - - Updated - - -

Dear Sir

may i know y only this feed sequence is required. but i am really thankful for your answer sir.
 

means by givving sequence of 0x55 and 0xaa it toggles bit so in 1 instruction cycle it toggles 8-times. and which is given to our system clock source.
Is it right?
 

iec.naga@ymail.com said:
- - - Updated - - -

Dear Sir

may i know y only this feed sequence is required. but i am really thankful for your answer sir.
Click to expand...

I's just a security check to enable system clock of ARM controller...
The unique security sequence is 0xAA and 0x55... These values are just consider as a magic words...

there is nothing meaning behind this feed sequence...
To make the changes in your system clock you just ned this sequence to feed...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top