Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Memory Fault Models]Difference between Stuck-at Fault and Transition Fault

Status
Not open for further replies.

yuhiub90

Member level 2
Joined
Aug 2, 2012
Messages
52
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Hanoi, Vietnam, Vietnam
Activity points
1,618
Hi guys, I don't know whether this post is in right place. I'm studying Memory BIST. I'd like to know what's difference between Stuck-at Fault model and Tranistion fault model. It seems that they are the same.
Thanks!
 

a) stuck at faults are of two types:
1. stuck at zero(SA0): A line is permanently stuck to logic 0 irrespective of any value changes on that line.
2. stuck at one(SA1): A line is permanently stuck to logic 1 irrespective of any value changes on that line.

b) Transition Faults : these are those in which gate delay may be larger then the expected value(slow to rise or slow to fall types) due to which any signal changes may skip i.e. these are the errors which occur during transition

you can find more detail in this book
"ESSENTIALS OF ELECTRONIC TESTING FOR DIGITAL, MEMORY AND MIXED-SIGNAL VLSI CIRCUITS by M.L.Bushnell"

- - - Updated - - -

a) stuck at faults are of two types:
1. stuck at zero(SA0): A line is permanently stuck to logic 0 irrespective of any value changes on that line.
2. stuck at one(SA1): A line is permanently stuck to logic 1 irrespective of any value changes on that line.

b) Transition Faults : these are those in which gate delay may be larger then the expected value(slow to rise or slow to fall types) due to which any signal changes may skip i.e. these are the errors which occur during transition

you can find more detail in this book
"ESSENTIALS OF ELECTRONIC TESTING FOR DIGITAL, MEMORY AND MIXED-SIGNAL VLSI CIRCUITS by M.L.Bushnell"
 
Transition Faults are concentrate on the delay for the gate,while SA only concentrate on VDD or ground.Because through SA, you cannot detect if there is any delay faults.

Delay testing is done at AT-SPEED testing, not at scan clock.
 
Re: [Memory Fault Models]Difference between Stuck-at Fault and Destructive Read

Hi All,
I am working in the similar area. I am testing SRAM for various faults using March Algorithms using VHDL code. I am not able as to how to sensitize, detect read distructive/read disturb faults. Also pls let me know the Difference between Stuck-at Fault and Read Destructive fault. During simulation how could I differentiate these two faults. Because, both of them read 0 when they are supposed to read 1. unlike transition faults there is no time difference. Algorithm says if I read twice Destructive faults can be identified . But how to understand this.Pls Help.

Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top