uselessmail
Junior Member level 3
How do I write a signal in VHDL such that
is within a clocked process and it is written at every 10th clock period if the clock frequency is say 100 Mhz?
Code:
Sig_A <= Sig_B