Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

why the phase noise is greater than 0 dBc/Hz

Status
Not open for further replies.
P

peterki

Junior Member level 2
Joined
Jan 30, 2007
Messages
22
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,406
Hi I am using Cadence pnoise for VCO (ring) simulation.

Why my pnoise is greather than 0 dBc as the offset is close to 0?

It is also 60 dBc at 1 Hz. Is it correct??
 

That can be caused by upward drift of the source under test (maybe not so likely with your simulated oscillator!) but is mostly a consequence of the small angle criterion being violated. This criterion is baked into the definition of L(f) phase noise.

The issue is discussed in several places in http://www.hpmemory.org/an/pdf/HP-3048A_cal_man.pdf -- search for the words "small angle".
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top