Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
First set the path as false path between the clock domains.
Then
1. If there is no data going through between these clocks then fine no problem. U can carry on with the STA.
2. If not then u need to have FIFO design with sufficient depth, so that there r no data lost. Which is normally written in the verilog code itself by the coding team.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
