Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

32bits x32bits inter Multiplier in verilog

Status
Not open for further replies.
C

craftfox

Member level 2
Joined
Mar 18, 2004
Messages
46
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
359
shift and add multiplier in verilog

I have search all the content in this forum about this title. But I can't find the useful example about it.

who can give me a multiplier example at gate level?

some links Or some articles about the design process?
 

design a shift multiplier in verilog

**broken link removed**

This is a very good design.... I used it for a high speed multiplier design ..
 
My teacher told me that the multiplier must be constructed with the simple logic gate. He didn't tell me the reason. I think it's not a easy job.

I want to know how long did you finish your multiplier? a month or more?
 

I did a TSMC .18u cell library specific design instantiating most of the components from the library. it took around a month to design/verify/synthesize. it was a combination of radix4/wallace tree multipliers.

to design with gates is not that hard. c that link i gave you.. if u r not worried abt max freq.. then u can go for radix 4 booth muliplier.
 

Thanks for your useful link.
My teacher required me that the multiplier must output the product after two clock cycles. So I think i can not use the booth encode modeling or the sequential shift and accumulation modeling. Maybe the only modeling i can use is the cobinational shift and accumulation modeling.

hope your advice.
 

craftfox said:
Thanks for your useful link.
My teacher required me that the multiplier must output the product after two clock cycles. So I think i can not use the booth encode modeling or the sequential shift and accumulation modeling. Maybe the only modeling i can use is the cobinational shift and accumulation modeling.

hope your advice.
Click to expand...

Output after 2 clock cycle means 2 stage pipelined design. just put a register before the final rounding operation. or during the addition of partial products generated by the booth encoder..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top