Learning FPGA Design flow

Hi

I am new in FPGA based design. I want to go through once in complete FPGA design flow.

Please send me some tutorials to learn FPGA design flow completely which may include optimizing design for area and time.

Thanks in advance...

VHDL : VHDL Home
fpga4fun.com - Welcome

**broken link removed**

Sometimes companies provide an edf netlist and simulation model in HDL, so you cannot work out how the IP is designed and cannot copy it.

You are welcome to read my blog for FPGA newbies: FPGA design from scratch. Part 1 « New Horizons - FPGA design - SystemC - Wild Skating - Mac - Linux

Usually a FPGA vendor has a tutorial that takes you through the most important parts of their design software...

Do you already have a FPGA board to implement designs on? If so, what model board?

hi Retro

I have Virtex II Pro... and Xilinx ISE 10.1....

While not Virtex-II Pro specific the following tutorials are some of the best VHDL tutorials, I've come across online. They are co-written by a local university, LANL and SNL, using the Xilinx ISE and are easily adaptable to the Virtex-II Pro series of FPGAs. Each lesson is downloadable in PDF form with the associated project files in zip form.

SPARTAN 3E TUTORIALS

The site also has a Virtex-II Pro and EDK tutorial as well, although not as extensive as the above series of tutorials:

EDK TUTORIALS

V2PRO TUTORIALS

Xilinx ISE v10.1 is the last version to support the Virtex-II Pro, so do not be tempted to upgrade.

The following tutorials are ISE 10.1 or Virtex-II Pro specific:

**broken link removed**

Xilinx ISE 10.1 Design Suite Software Manuals and Help - PDF Collection

Xilinx EDK 10.1, Virtex-II PRO XUP Board

Hope the tutorials help in your endeavors,

BigDog

---------- Post added at 16:50 ---------- Previous post was at 16:48 ----------

Here's one more dealing with Linux and the Virtex-II Pro:

**broken link removed**

BigDog

Thanks....BigDogGuru