Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
high speed ADC
Dear Yaqi
what I said is different with the paper of Bright, he used one s/h for each slice, but I was thinking about only one s/h for the adc driving all the slice.
SHA fft (SNR SNDR)
dear ljy4468
you said "second harmonic jump", bu so far as i know, 12bit adc need full differential structure. and third harmonic is the most lager distortion
did you use the single ended structure?
to dear sunking
could u plz explain how the the -3db bandwidth generate the gain error
or plz tell me what should i refer to for finding out the explanation
thx
regards
dear manish
i am not very clear about your S/H schemetic, and your CMFB circuit.
Much things in S/H affects the gain error, including the specifies of OTA, the sample switch and sample cap. For the close loop OTA, its gain, UGB, input and output common mode voltage and the feedback factor...
Re: HELP REGARDING DAC
try to refer book on principle of data converters
such as Razavi's "principles of data converter system design" , chapter 4
hope it helps
regards
operation amplifier matlab
thx for ur sharing
but I find that the ppt file in the zip is cracked, it has crc check error
would you plz post check it ?
regards
high speed ADC
to yagi
for case 2
Doudle sampling tech usually applied in filters,ΔΣ modulators and pipelined ADCs without speed up the OTA. But OTA'srecovering time may affect doubling the sampling speed. While double sampling need more switches, which can produce more distortion in T/H...
Re: can Switch Capacitor CMFB, redue the over all gain of a
well, I have met same question
s/c cmfb need time to settle. while ac analysis perform at 0s, before cmfb settled.
I think you can make an ideal cmfb to replace s/c cmfb for ac analysis.
Btw: s/c cmfb can reduce the gain bandwidth...
SNR in pipeline ADC
1st
1pf sample capacitor for a 10bit ADC is too small. Acording to limit of kt/C noise, the capacitor should be larger than 1.5pf, and this affect SNR a lot.
2nd
I don't know whether you use close-loop OTA or open-loop one, that is important for ENOB of ADCs.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.