Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I wrote a Testbenches as P.S show,
And I got some warning in ModelSim:
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Although I know this warning do not affect the TestBench work, I still try to know, how to set a std_logic value for...
Hi,
Please help me in working out the project:
This is about Bit Error Ratio tester design for RF module.
The design require building sequencer and receiver in one CPLD (device:MAX7000).
The sequencer transfer bit stream to the RF module as input data, on the other hand, the receiver get the...
Hi,
I use CPLD Global clock to divide internal clock paths for module working, but there is compiler warning:
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
so, how I can avoid this warning...
when use MAX7000 device family as target device for complier, there is always warning :
Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
So this will affect anything to my desgin?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
