Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am writing a testcase to test ADSP 2181 serial port autobuffering mode.
I am enabling the serial port at start and disabling it after the interrupt that is generated when last word is transferred to Tx register.
But then the serial port DT is tristated before the entire word is...
Please i need to understand this 'instruction boundary'(CLKOUT). What is the duration of it ? IDMA transfer takes place in this time period .I want to understand how much duration is this CLKOUT period. How many clock cycles?
Sir,
In my design , I have to check whether clock period is 2.5ns everytime (at every posedge). How should I write the system verilog assertion to check the clockperiod??? Please help !!
How can i understand the .spf file. I am new to DFT and want to understand the content in this. I have no idea wat is written inside this file.
Please Help!!!
Below is the Coverage report after testbench generation using tetramax tool. Now I want I would like to know how can I increase the coverage both Test as well as Fault coverage. Please take into consideration as I am new to DFT.
Collapsed Stuck Fault Summary Report...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
