Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by venky4u

  1. V

    Post-layout and post-synthesis STA issues.

    this is wild guess.. i am not sure of it. it seems to be you are running the design in functional mode with DC netlist , and if you are running in scan mode in ICC, the frequency used for scan mode operations is different from functional modes and generally it is less. so this might be causing...
  2. V

    Can we play with Supply voltage to fix the Hold Violation?

    @yx.yang.. yes, we can try it if the chip is manufactured, but at lower frequency, as i feel it will definitely cause setup violations. so to make the chip work at different voltage without setup violations we need to operate at low frequencies. as you suggested we need library with the voltage...
  3. V

    Can we play with Supply voltage to fix the Hold Violation?

    I don't think we can change the supply voltage( reduce supply voltage) to fix the hold violations, as it affects the total design, which may result in setup violations other points.
  4. V

    confused by this logic circuit

    i think the circuit should give "0" as output in normal conditions.. and it will give "1" as output when any violations occur. the functionality of the circuit is (clk'.data').(clk.data).(clk.data').(clk'data) this functionality gives output as for any given input, but when there is any...
  5. V

    [SOLVED] anybody is having encounter8.1 lab manual

    hi if anybody attended training on soc encounter 8.1, please share the lab manual, i am desperately in need of it.
  6. V

    How to calculate setuptime of latch of back to back inverter

    hi how to calculate the setup time of a latch made up of two back to back connected inverters.
  7. V

    solution maual of STREETMAN--Solid state devices

    i don't know whether i can post the links here o rnot bu t here is the link for solutions for solid state devices by streetman. **broken link removed**
  8. V

    how to plot input impedance in cadence

    cadence ac input impedance hi for my inductor i had taken 600mv as operating point voltage and 150mv as ac voltage, when i am using the expression VF(V0)/IF(V0). in my case it is V2 not V0. a messge window is coming. {evaluation error(ERROR:("eval"36 t nil ("Error"eval :unbound...
  9. V

    how to plot input impedance in cadence

    cadence impedance hi i am implementing active inductor in cadence for that i need to plot the input impedance at various frequencies,so help me about what analysis i need to choose and what are the output variables i need to consider...etc. iam doing simulations in cadence virtuoso. please help...
  10. V

    temperature control using 89c51

    temperature controller using atmel 89c51 please help me to design temperature control of a room with 4 sensors using 89c51 and audio signal to be fed to LED display with out interfacing 89c51 and that glowa according to amplitude of analog signal
  11. V

    energy management in battery operated embedded systems

    hi can any body help me on this topic . i have to give seminar on this topic energy management in battery operated embedded systems

Part and Inventory Search

Back
Top