Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by varun_agr

  1. V

    Value of data set of overcurrent relay in IEC61850 standard

    Dear sir I want to implement relay to relay communication. I gone through IEC61850 standard but I don't know what is numerical data set value in APDU for overcurrent relay. Kindly give the solution of my problem
  2. V

    Value of data set of overcurrent relay in IEC61850 standard

    Dear sir I want to implement relay to relay communication. I gone through IEC61850 standard but I don't know what is numerical data set value in APDU for overcurrent relay. Kindly give the solution of my problem
  3. V

    Problem in getting data in device terminal using WIZI110 SR

    Dear sir I want to send serial data from FPGA kit to my LAPTOP ethernet. So I connected your wizi110sr in between FPGA and Laptop. But not getting proper data on your device terminal i.e. in ASCII(as shown in hyper terminal captured image) I am attaching captured image of configuration tool...
  4. V

    Problem in configure LXT972A for GMII

    sir I am tring to trnasmitting data from virtex2pro kit to my laptop with Tri-mode ethernet mac 3.5.i with GMII 10/100 mbps in ISE 10.1.I am using wireshark to capture the frames. But I am facing problem as 1.Is it necessarily to use management configuration for xilinx virtex2pro board...
  5. V

    How to configure marvell 88e1310s (PHY) to RGMII mode

    Sir I am facing problem to configure PHY LXT972A(U12) in GMII in virtex2pro board. Kindly suggest me how to configure LXT972A PHY.
  6. V

    Problem to configure xilinx virtex2pro board PHY LXT972A(U12)

    sir I am tring to trnasmitting data from virtex2pro kit to my laptop with Tri-mode ethernet mac 3.5.i with GMII 10/100 mbps in ISE 10.1.I am using wireshark to capture the frames. But I am facing problem as 1.Is it necessarily to use management configuration for xilinx virtex2pro board...
  7. V

    Implmentation of IEC 61850 standard for power protection relay on FPGA

    I am working on FPGA based relays. Now want to communicate that relay with other or central control station. We are now need the frame format of any relay communication standard as 61850 or any other and each field of that frame format whether it require float value or integer value...
  8. V

    Regarding problem in FFT v5.0 as pipeline streaming

    I am using FFT and IFFT in FFT Transform 5.0 core.I am getting correct result in Radix 2 burst mode, 128 transform size, natural order i/p and o/p width 13 bits and scaled. I am giving an array(128 samples taken from ADC from zero crossing) to FFT core and IFFT .But when I Taken samples...
  9. V

    What is value of scale_sch for FFT5.0 IP core for IFFT

    We are using scaling in FFT5.0 IP Core for 64 transform size,radix 2 burst mode,natural order,scaling(so get same o/p size as i/p size), i/p data 8 bit and expected o/p data also 8 bit. For this we scale for FFT in FFT5.0 IP CORE using trial method and using scale_sch="010101010101" in this case...
  10. V

    What is vailue of scale_sch for Inverse FFT in IP core FFT5.0 in VHDL

    We are using scaling in FFT5.0 IP Core for 64 transform size,radix 2 burst mode,natural order,scaling(so get same o/p size as i/p size), i/p data 8 bit and expected o/p data also 8 bit. For this we scale for FFT in FFT5.0 IP CORE using trial method and using scale_sch="010101010101" in this...
  11. V

    Regarding problem in FFT & IFFT IP core in VHDL

    Sir I am trying to use FFT 5.0 core in xilinx10.1 as follows for 50 hz SinWAVE(THROUGH ADC)for noise removal 1. 64 Transform size 2. Radix-2 burst mode 3.I/p data width 8 bit 4.Scaled 5. Natural order(without cylix prefix) I want to know what is the value of scale_sch for FFT and IFFT. Further I...
  12. V

    Regarding FFT & IFFT IN VHDL

    Sir I am trying to use FFT 5.0 core in xilinx as follows for 50 hz SinWAVE(THROUGH ADC)for noise removal 1. 64 Transform size 2. Radix-2 burst mode 3.I/p data width 8 bit 4.Scaled 5. Natural order(without cylix prefix) I want to know what is the value of scale_sch. Further I want to use inverse...

Part and Inventory Search

Back
Top