Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What is an NSD layer in CMOS devices? Why is is it used? When I run a DRC, I am getting the following violation.
NSD Space NSD < 0.350 .
What does this mean?
I am doing a VCD based Dynamic IR analysis. In the results I find that the ground net current (VSS) loaded is much less than the power net currents combined (VDD).
This happens only for vector based analysis..In vectorless analysis VDD and VSS currents are comparable. What could be the possible...
Can somebody please point me to some links where the working of transistor as an amplifier has been shown clearly..i mean i terms of n-p-n semiconductors and flow of electrons and holes, instead of just representing the transistor using symbol and showing the biasing resistors ?
How do we assign the x,y coordinates in an I/O assignment file in encounter?..Which corner of the design do we take as the origin to calculate the location of the I/O pad?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
