Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sudheerkm

  1. S

    Random input for data modeling in Cadence Spectre

    if u know the statistics of ur pulses just integrate the power supply current and findout power for one cycle of ur pulse and multiply by the rate of pulses ..... to get average power no need to generate random pulses
  2. S

    Hspice Syntax Problem

    pls define Rload using .param
  3. S

    How to trigger the computer's buzzer

    try C program #include<stdio.h> int main() { printf("\a"); } compile with gcc if it does not work ur buzzer might be faulty
  4. S

    NCSU CDK Can't view Symbol

    see ur CIW any error messge there?
  5. S

    how using linux on win-7 without installing it on pc

    see https://www.pendrivelinux.com/
  6. S

    avanwaves output result in hspice for xor2

    i donot have hspice try putting VA and VB before .tran and .measure statements and see... good luck
  7. S

    Layout from Verilog code

    use soc encounter if u have std cell libraries just google it will get lot of materials
  8. S

    metal density

    it should be around 30% as minimum.... this because of plasma etching..... to reduce undercuts.... hence increases the yield.....
  9. S

    Folded cascode opamp 130 nm

    forget the current limit in the spec for a while; increase bias current 4 times , i think u will be there at 800MHz
  10. S

    Schematic from Layout using skill

    hei........ give the full path for pmos library u use that will solve the problem of parameters - - - Updated - - - schCreateWire() can connect between the terminals - - - Updated - - - u can also create wire with dbCreateNet() but that won't be nicely editable
  11. S

    Schematic from Layout using skill

    its difficult because many a times we split transistors to improve matching... u can try making lists of components manipulate using filter functions instatiate in schematics....
  12. S

    Error installing cadence ic610 on ubuntu 10.10

    Ubuntu is not supported see the attached pdf so better to try in RHEL compatible OSs like Cent OS or Scientific linux
  13. S

    need help in icfb of cadence

    If its not a pcell set icfb user preference-->log filter to be menu inputs and other inputs copy the part of the log file............ copy it in a file with extesion .il it will work
  14. S

    Hand Calculations are a Complete Waste of Time ???

    see the square law breaks down in submicron only EKV model can do hand calcs ...... i agree to the fact that the old handculations will be off by 60 70% ... so they are useless
  15. S

    Weak inversion region design

    i think u need to use gm/id methodology see the attached file

Part and Inventory Search

Back
Top