Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by snp33

  1. S

    slack optimization using RTL compiler

    the most radical thing to do is to change the actual project. find out which is the longest path, try to find the reason why it is the longest one and try to simplify it. if your project is somewhat academic and it wont get fab, just change the input delay to a negative number. this will fix...
  2. S

    Configurable case loop in verilog

    the first solution pointed out by qieda works. yet, i really couldnt understand what you were actually trying to do. please ttry to explain better what u are trying to do, perhaps a better solution exists.
  3. S

    Encounter Ant type error meaning

    i have had problems in the past using encounter to verify drc and antennas. the tool reported several false errors. if possible use some virtuoso integrated tool.
  4. S

    slack optimization using RTL compiler

    these delays you mentioned are project specific and should be calculated. they are not supposed to be changed in order to accommodate for any slack value. have you tried asking the tool to perform synthesis using a high effort? have you tried to give timing a higher importance regarding area or...
  5. S

    [SOLVED] ISCAS combinational circuits required.

    you cant perform sta on those circuits because they havent been synthesized yet. those are not standard cells, those are verilog primitives.
  6. S

    [SOLVED] ISCAS combinational circuits required.

    gosh... the functional description is the verilog language! find a good book and you will find out what the nand, buf, or, etc. means. ---------- Post added at 16:34 ---------- Previous post was at 16:29 ---------- search for verilog primitives and you will understand what i am talking about.
  7. S

    [SOLVED] ISCAS combinational circuits required.

    actually you dont there are no library instances, all cells declared exist within verilog itself. read a verilog reference.
  8. S

    IC Compiler and plibs

    I have contacted synopsys support and the problem lies in the file. It does not contain all the info ic compiler needs to start the flow (although the console messages are not that descriptive that is what actually happened) to use this library u would have to start the flow using another plib...
  9. S

    slack optimization using RTL compiler

    It is automatically done for you. Just make sure your library contains multiple versions of each gate.
  10. S

    IC Compiler and plibs

    Hey all I am using ic compiler for the first time so i dont know if I am doing something wrong or if my plib file is erroneous. This is what happens when I try to create a library using my plib file: icc_shell> create_mw_lib -plib ../CORX90GPSVT.plib newlib Wrote the 'CORX90GPSVT' library to...

Part and Inventory Search

Back
Top