Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
doherty power amplifier
How to design asymmetrical Doherty power amplifier? Using uneven power splitter could be one way. question is how to define which path have more power, main amplifier path or peak amplifier path?
Other way is to use different LDMOS transistor, do you have some suggestion...
loadpull problem
you mean I need to tune the input power so as to get the 1dB compression point?
Optimum load impedance should be the compromise between power and efficiency. Normally, we don't choose impedance at 1dB compression point. Right?
I just try to simulate the transistor with common base topology with inductor as feedback in base in order to get the negative resistance which means make K<1 and S11,S22>1.
But I don't know what the correct way to optimize the transistor to get the negative resistance. This is the normally...
is it possible to measure a negative resistance
How to measure the negative resistance of CB topology of VCO by simulation of ADS?
I simulate for oscillation condition for my common base topology VCO in ADS with osctest. I don't know what the zo in osctest means. normally zo in osctest...
It seems very complex to understand the condition for start up oscillation. I found the comment in ADS tutorial: It follows from the Nyquist criterion that the presence of poles in the right-half plane and the system instability can be determined by the encirclements of point 1+j0 by the...
Thanks. I just draw it in error. Sorry
Added after 5 minutes:
why BJT inverter is a bad circuit? it is said that if bjt circuited designed for inverter, it should be one bjt transistor connected to a resistor in collector node
quintplexer
The communication module is designed for machine to machine communication including PCS, CELL and GPS band.
The RF frontend is using Quintplexer solution connecting PCS tx and rx chain, CELL tx and rx chain, GPS rx chain and antenna, therefore totally 6 ports.
Right now I want to...
I will go to University of Hawaii to persur for PHD studying in RFIC and RF front-end design. How about this research direction in University of Hawaii? Is it easy to find RF job in US after graduation with PHD degree?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
