Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for good explaination.I have one more doubt. which frequency range this effect will be visible? According to my knowledge at low frequency loop gain of ldo decide pssr as we go to high frequency loop gain deteriorate and output capacitor decide the pssr.
Dominant pole is at output of error amplifier. I am using miller compensation cap at the output of error amplifier to make it dominant pole for stability.
I have a question on the LDO load transient (P-Pass LDO, internally compensated). According to most of the literature, the voltage undershoot/overshoot with a fast load transient can be calculated as V=(I/(C*BW)), where I is the load variation, C the output capacitance and BW the unity gain...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
