Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

overshoot undershoot during load transient analysis

Status
Not open for further replies.

Shilpa poddar

Newbie
Joined
Mar 5, 2021
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
61
I have a question on the LDO load transient (P-Pass LDO, internally compensated). According to most of the literature, the voltage undershoot/overshoot with a fast load transient can be calculated as V=(I/(C*BW)), where I is the load variation, C the output capacitance and BW the unity gain frequency of the loop gain. However in my simulation, the voltage droop from no load to full load is much less than what is calculated.i don't understand why it is not coming same according to calculation
 

Can you put a link to a reference stating that? Is your dominant pole at the output?
 

Can you put a link to a reference stating that? Is your dominant pole at the output?
Dominant pole is at output of error amplifier. I am using miller compensation cap at the output of error amplifier to make it dominant pole for stability.
 

Attachments

  • IMG_20210318_112257.jpg
    IMG_20210318_112257.jpg
    227.4 KB · Views: 154

The dominant pole (capacitor size) affects mainly the time the LDO voltage to settle but the instantaneous voltage spike is affected mainly by the current peak and the output "resistive part).
Please see the following document.
Toshiba application note
LDO_Vout.png


I have simulated with different compensation capacitor values and I can see that the output droop depends to some extent on the capacitance but not heavily. The reason for this dependency I do not know but the settling time is affected directly by the capacitance (large capacitor means longer settling or less GBW).
 

Dominant pole is at output of error amplifier. I am using miller compensation cap at the output of error amplifier to make it dominant pole for stability.


As you see from your attachment, it talks about the recovery of the voltage drop once the feedback of the LDO comes into picture. And the formula does not include only the BW but 3/BW, which is 3 time constants of the loop. So, basically, when load current kicks in, it drops the voltage and the loop is kind of blind for that sudden change. Once the loop wakes up it recovers the voltage and here they say it happens in about 3 tau.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top