Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
what is virtual clock in sta
I knew this before but I am drawing a blank now.. so why not use a real clock to constraint the IO instead of using a virtual clock?
Any one have any idea on what language format Credence Quartet uses and if it has the capability of dynamic inputs? So if I want to put in a lot number to identify some parts dynamically, can I do that?
clock tree jitter analysis
Let me see if I remember this correctly. From a synthesis point of view, you apply clock uncertainity and clock skew the same way. But if you are trying to understand what they mean in a physical domain, clock uncertainity is some margin that you add to the clock...
Guys
any one have any experience with synopsys DC 2007.03-SP*? Any one have any experience in registers being optimized out when they are not suppose to be optimized out? I have been hearing about this through the garpe vine and was wondering about the validity of this statement.
Thanks
Thanks for your comments guys. So from what I understand BestCase libraries should have more power consumption, which can be counter intutive if you go by name only. But if you go with the meaning, ie Best Case Libraries means faster chips, ie draws more power, it makse sense. This also...
Got a question. Would Power Dissipation numbers for a design with BC libraries be higher than WC libraries? I would tend to think yes., but I am not sure. Can some one please explain why? Thanks in advance
Hi Guys
Can you give me the syntax to include it, I am not sure I understand.
In a normal flow I would do something like this:
elaborate top -param "abc=123, \
def=567, \
ghi=890"
What would my syntax be if I had file called...
Does any one know how I can read in a file containg some parameter definitions for elaborating a design? I know I can do "elaboarate -param xxxx=abcd, ... "
However how can I do this if the parameters xxxx=abcd are listed in a file?
Any one interested in discussing the paper "Bits through queues" by Anantharam Verdu? I need to understand this paper so that I can write something on it.
I dont know much about queues. But there is a paper on "bits through queues." Its kind of a hard paper to understand, I am still working on understanding it for the past few months. Anyways, the paper talks about bits through queues and how you can have a capacity more than the channel...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
