Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
SOPC builder demux/mux
Hi,
How is it possible in Altera SOPC builder to do demultiplexing/multiplexing tasks?
Currently I'm developing video system and want to implement built-in algorithm like Median filter. I want to work the filter e.g. when SW[0] = 1 and disable it, when SW[0] = 0. I've...
Laker Zoom
Hello!
Anyone uses zoomIn and zoomOut in laker using mouse wheel?
How can it be adjusted to use mouse wheel?
Involving <Btn4Down> and <Btn5Down> to the file "leoDsgWnd.menu" gives no result.
Thanks,
Sergey
Hello guys,
I want to launch TV demonstration example for Altera DE2 board using PAL input signal. The example is built for NTSC input signal, and works fine. I looked into the datasheet of the TV decoder and corrected register initialization data in the verilog file "I2C_AV_Config.v" to...
Hello,
Maybe someone knows where can I find the script for special calculator functions in ADE? For example I would like to know the skript for "bandwidth" function, in other words how it is implemented. Does it exist somewhere?
Thank you for your reply
Best regards
Re: How to get the Ro of nmos in spectre sim
Connect the voltage source Vds to the drain of the transistor and change it in DC or TRAN. Gate voltage is fixed. Calculate the current Ids through the voltage source. The output resistance will be equal to Vds/Ids.
Re: Third order PLL
Refer to "Phase-Locked Loops/Roland E. Best", Chapter 4: Higher Order Loops.
The main problem - stability of the loop. You should choose the proper phase margin at the transit frequency ωT. The phase margin is correlated with damping factor in the second-order systems. What...
The main problem if you will use the minimum dimensions of the transistors is the technology mismatch. For example, minimum length = 0.5 um. And you use two transistors in the current mirror. Let the maximum technology deviation be 0.1 um. So now one transistor has L = 0.4 um and the other has L...
Hello,
Could you answer me, please, how to design the VCO for frequency synthesizer? The problem is that the frequency range must vary from 2 MHz to 64 MHz. I can obtain only from 10 to 50. My schematic is simple multivibrator. The voltage controls the gate of the lower Nch transistor, which...
cmrr waveform
See the book of Allen, Holberg "CMOS analog circuit design". There exist the measurement procedure of the OPA and the correspondent circuit for CMRR measurement. (page 430)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
