Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
during metallization wires will be left floating, so that it will be act as temporary capacitor and collects charges. while using jumper every metal in same connection left floating during each metal etching process and collects charges. the wires left floating until all metal layers are etched...
Hi..
How the splitting of wires reduces Antenna Effect. I referred no. of docs. still i have more doubts in it. Am so confused with it.
1. In case of single long wire(M1) to gate,
Assume the charge accumulated in M1 is 3x
2. In case of splitting the wire to 3 parts(M1-M2-M1)...
thank you Yadavvlsi.
i read that if we use dummy transistors to reduce Antenna Effect, "Reverse Antenna Effect" will occur.
What is Reverse Antenna Effect ?? How its differ from Antenna Effect ???
Hi,
In my block am using std cell which has global connections vdd!,gnd! & i must connect it with vdd & gnd respectively in top level. In layout i did it by connecting with metal. To connect in schematic i used "cds_thru" but still its getting error while running LVS (vdd,gnd shorts with...
Hi.
Until which technology node we can use dummy poly & why ?
in TSMC above 60nm dummy poly getting off automatically. what is the reason for that ??
thanks in advance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
