Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi to all,
I created one schematic in OrCAD capture CIS , the result of "Design rules check" was zero, but in netlist creation i affected some error ,
Error: " Multiple pin 14's which have different nets connected for U7"..
(U7 is a 3...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
