Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: SMS on PSTN
usually the phone used 1200 Baud FSK modulation described in EN 300 659-2 for the FSK transmission function and EN 300 778-2 for the FSK receiving function in the Physical Layer .
if you want to know about the block diagram of the sms protocol stack...
Whe I creat a new project in the ISE5.1 and then write my VHDL and need to simulate it , I don't have a shortcut inside ISE to do that . so , I had to open modelsim alone and change directory and make another project for model sim and simulate my vhdl , if need to make any change in the vhdl...
Iam new in this field and I want to know how an OS can be implemented in a up and why you need some thing like that ? what is the features that the os gives you in your hardware system ? and when you - as a designer - say that I need an OS to be implemented in your design ?
Thanks r_e_m_y ,
Actually I wanted the process to be executed one time so I made it
depend on the SW press
Also I have solved the problem , As you said there were no any
problems in the simulator but the problem was that the i/p signals
has some...
I want to measure th etime period between two signals ( rst and cs )
my FPGA is connected to push button switch (sw) to initialize the counter with zero and also connected to 7 segment to display the results
My design uses a counter signal ranges fro 0 to 1048580
--------------
my code is below...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
