Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello, erilk
(1) when any transitor falling out of saturation, charge transfer is affected as the circuit above? That is to say, this circuit minimum outswing is about 2V, not about 1.6V? In fact, this circuit minimum outswing is about 1.6V.
(2) how to calculate the circuit load...
(1) what is the operational amplifer outswing as showing? the nonliear show what?
(2) the load capacitor of this circuit? how to design this amplier SlewRate?
thanks, kemiyun
in this case,
first i want a larger moscap in my 5V circuit, so i want replace the thick NMOS（5.0V）capacitor with thin NMOS（3.3V）capacitor；
second , i find the Vbd(breakdown voltage) is 6.5V, so i think that.
third, in my application , nmoscap...
hello everyone,
I had designed a chip. in the normal temperature, the test of the chips are ok; but after higher temperature(125 ℃) and low temperature(-55 ℃) tests , a problem happens to some of twenty chips , that is, the current of the wrong chips become larger. I had check the wrong chips...
palmeiras
hi, palmeiras
in the course of designing the bandgap chip, I had simulated that from -40 to 80in dc scan means, the simulated results shows ok.
thanks anyway. palmeiras
Hi，palmeiras
the designed chip had been tapeout， the above results are not simulation data but test data。
the architecture of bandgap is Banba。
I feel that the variations are obvious in lower temperature , why? I remember I have simulated that from -40 to 80, it is ok.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
