Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No you can not do that.
It is your .lib is cherazed for 1.5v and 1.62v & not that your best/worst voltage depends on K factor.
generally around 10% variation will be considered for charct lib with Typ voltage. Can change company to company or process to process.
finding a K factor from .lib...
whats an mc
Is it all mask stram out or only matel revision stream out, in case of metal revision it may be mask check. what does they do they will X-or new layers with old one and provide results back to layout ebineer for review.
For HSIM acuracy is very very sensitive, check following parameters in ur test bench.
3. Recomended HSIM parameters -
.param HSIMOUTPUT=fsdb
.param HSIMVDD= 2.5 $Lowest power supply
.param HSIMOUTPUTFLUSH=2e-7
.param HSIMREDEFSUB=1
.param HSIMSPEED= 5
.param HSIMSPICE=1
.param...
Timing in analog ??
yes, it is called loading in analog as it is full coustem only and do not characterized like digital.
to catch this you have to run simulations only at transister level.
hope this help you
necessity of pads
you can not connect directly to IO, there are some DRC that you have to follow such for making connectiuon you need some large area where ur bond wire will be connected and some empty area around it. so take in as ... you can not connect it directly to core's IO you need some...
Hi,
Simulations PASSED and still you may see some signals are Z or X, as they are not beening used or not under test.
Some thime that may be acceptable, where intenally upi have tri stated some signal through design or some signals are un initilized. but in some case that might be...
performance problem
this is something interesting you have any doc or any ref for this bellow 65nm for less temp more delays or for worst corner use lowest temp.
necessity of pads
you have to get a internal signal to the outside and you can do it with the help of pad ... now the question is why pad layer only ... why we can not bond directly to metal layer ?
ans is we do not keep all layer exposed to atmosphire after manufacturing to aoide a relibility...
.tch file for qrc
It is possible to generate ( recover) ICT file from .tch file. I do not rember exectly what was commend for that but it should be there in RCGen's command manual or you can ask for command to cadence support
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
