Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,
In Verilog, suppose I have a module A inside which a smaller module B should be instantiated. Suppose in module B's code the first line is like :
module B(o1,o2,i1,i2);
where o1,o2 are outputs and i1,i2 are inputs of B. But suppose, while instantiation, A is not able to give both the...
Tht purely depends on ur application... If the reset is edge triggered use negedge/posedge, else just reset/!reset...Normally for asynchronous resets, just reset is enough....
1. ! 123 is 1'b0 whereas ~3'b101 is 3'b010.
2. Begin and end is for each if or else statement. Not for the if-else structure as a whole. If there are multiple statements under 'IF', use begin-end combination. If and else are to be treated as separate structures.
always @ ( posedge clk or...
~ performs bitwise negation whereas ! is a logical operator. In this case both will give u the same result.
Begin has to be used whenver there are multiple statements involved. For eg. if u had to assign values to multiple variables in the if statement u need to use begin. In this case u can...
Sorry...I didnt mean to use NMOS and PMOS together...I need to design an LDO with PMOS as pass transistor and another LDO with NMOS as pass transistor...
- - - Updated - - -
Sorry...I didnt mean to use NMOS and PMOS together...I need to design an LDO with PMOS as pass transistor and another...
Hi all...
I'm trying to design an LDO with both NMOS and PMOS pass elements. Can anyone please suggest any link/ book which talks about the design procedure of the same? How to decide the gain of the error amplifier, pass transistor width etc.? Also for NMOS pass element, we'll need to use...
check up allen holdberg chapter 6 simulation and measurement of op amps....
To measure slew rate, connect the opamp in voltage follower config and measure the slope of the transient response for a capacitive load...
hi...
I'm trying to design a wide swing folded cascode amplifier..I'm following the design procedure in Allen Holdberg...But I'm getting devices sizes with w/l <1 for some of the transistors..Is it valid? Or should I readjust the sizes by changing gm/id?
Thanks in advance
Re: How to Start to learn the Digital Electronics & Analog Design by own self at home
As said earlier, it will be difficult task to be an expert in both...Digital is easier of the two...but analog poses challenges very interesting once we learn it...Read Microelectronic circuits by Sedra and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
