Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rajavenku

  1. R

    Cadence: Virtuoso Schematic Question help

    Hi, I aslo have to same problem as you have. Did u find the solution?? I tried to edit the cdf parameters but still didnt work.
  2. R

    Spike in phase of output voltage

    Hallo, I see a smooth spike in CADENCE when phase of a 2 stage miller compensated OTA is simulated while i was trying to find out phase margin. Can any one tell me the reason why i see the small spike(its actually not so sharp).
  3. R

    Design Process Parameter

    Thnks for reply. Exactly speaking I was asking about BSIM3V3 process parameters.
  4. R

    Design Process Parameter

    Hello, I have a small question. How good are the chances for a designer to vary the process parameters like noise model parameters to improve the performance of a circuit. Does it make sense at all if there is chance also?? Because if different designers give different parameters for a foundary...
See more

Part and Inventory Search

Back
Top