Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I have created a hierarchical layout and hierarchical schematic. On the top level of the layout and schematic, there are just some connection between standard cells. I did Virtuoso LVS and Virtuoso QRC to generate a spef file for static timing analysis. However, when I looked into...
Measure the voltage on each net in transistor level schematic using hspice
Hi all,
I want to measure the voltages on each net/wire of a transistor level schematic using hspice. I have the problem on writing the spice netlist. The .print V(nodes) can only print the voltage on input and...
Hi all,
I want to set an initial condition for all nodes in a schematic. I know I can do .IC V(net#)=0V one by one. Is there any easier representation that I can give the initial condition to all nodes at once?
And also, if my schematic is huge, I only want to know the voltage values of...
Hello all,
I am trying to characterize a library with a bunch of compound cells using siliconsmart. Is there any way that I can simply merge the existing .lib that contains only single stage cells to generate a new .lib that contains compound cells. Let's say I have two .lib files containing...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
