Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate a new gate lib with existing .lib using Siliconsmart

Status
Not open for further replies.

question_answer

Newbie level 3
Joined
Jun 25, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
38
Hello all,
I am trying to characterize a library with a bunch of compound cells using siliconsmart. Is there any way that I can simply merge the existing .lib that contains only single stage cells to generate a new .lib that contains compound cells. Let's say I have two .lib files containing NAND2 and INV respectively. Can I do something that merge two library files together to generate a new library file containing a AND2? ps: I know NCX can do this, not sure about siliconsmart. Pls help me with detailed procedures. Thank you...:fight::fight::fight:
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
87
Trophy points
1,308
Location
San Diego
Activity points
2,997
actually you don't need a lib at all for this. if you are going to create an AND gate from a NAND and INV. you can always use NAND and INV and the synthesis tool will do it for you. The reason why people have a separate AND gate is because they can optimize the layout and make it more compact.
It doesn't make sense to make a .lib of AND from NAND and INV. Now if you a very complex structure which uses Flops and other gates and you want a .lib for it ....the Synopsys/Cadence tools will create a complex .lib for you ( ETM or ILM models).... you don't need Silicon Smart or NCX to do this.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top