Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, Rania
Why NMOS gives larger capacitance than PMOS for the same aspect ratio in the same process ?Both NMOS and PMOS capacitor are caculated by planer capacitor formula .They have same oxide thickness ,so the value is equal.
pmos vs nmos ldo pass transistor
PMOS size is decided by max output current .You must make the pass MOS gate voltage still keep the input diff pair and pass MOS in saturation region .
HI,Why the MAX temperature is the worst case when calculate the delay time ?
As we kouw ,the VTH reduce when temperature increase.So, in my opinion ,the worst case should been ss process ,min voltage and min temp.
Correct me if mistake.
if don't have parasitic bjt,you can use pure CMOS to get a cmos voltage reference.But it's not called bandgap. You can find some papers about cmos voltage reference in IEEE.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
