Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by pYrana13

  1. P

    Input Matching Network for modulated square signal

    Hi all, What type of matching should I use for input matching network at transistor gate? The signal that drive the gate is a modulated square wave, which mean looking from spectrum is a few harmonic around 1 GHz frequency(between 0.925GHz-1.075GHz). If I match using stub technique, the...
  2. P

    S-parameters simulation results' difference

    Hi all, I made a circuit with LC tank resonator as shown below without any microstrips element and the result of S-parameter shows a resonant amplitude at 1GHz ( f_res = 1/2*pi*sqrt(LC) ). When I integrate microstrip lines into the schematic, the S-parameter result now shows an attenuation at...
  3. P

    Need help for ADS error message

    Hi all, I have this problem every time I increase the value of RF chokes (L4 and L5) above 5nH. The simulation gave an error message: " Internal timestep 5.90440e-24 too small at time 4.00940e-10. " How could I solve this problem? I'm designing current mode class-D RF amp with HEMT as used...
  4. P

    How to drive transistor into saturation mode(switch mode) using RF modulated PWM

    Thank you for your reply. Could you please elaborate more of this part. I still cant understand what u meant. TQ
  5. P

    How to drive transistor into saturation mode(switch mode) using RF modulated PWM

    Hi all, I need to design Current Mode Class-D (CMCD) PA with modulated PWM signal as an input and encounter these problems. I describe step by step the design I done and the problems I encounter in the pdf file below. Hope any of you can show me which part I did wrong. Thanks a lot.
  6. P

    Input Matching Network question

    Hi all, I came across this RF class-D power amplifier design and want to know, what type of input matching has been used here? I cant really understand the input matching schematic below(shown in the red region). Is it only for matching purpose or is there any other purpose? Could someone...
  7. P

    Phase Shift or Polarity Inversion for Push-Pull Configuration??

    I use rat-race hybrid/coupler to have a 180 degrees phase shift. I give my PPM signal at the input of the coupler, and I get 2 outputs of the same signal that differs by 180 degrees phase. But this doesn't allow only 1 transistor works at a time. The signals can be seen below.
  8. P

    Phase Shift or Polarity Inversion for Push-Pull Configuration??

    Actually i dont really get your answer in post 3. Could you please explain it in other way. TQ!
  9. P

    Phase Shift or Polarity Inversion for Push-Pull Configuration??

    I'm actually designing a class-D power amplifier (shown in circuit below) using delta sigma modulation as the modulation method. The output signal(PPM) which should be fed to both transistors, is similar to PWM, as shown by the image below. So i have this PPM. The question is why most...
  10. P

    Phase Shift or Polarity Inversion for Push-Pull Configuration??

    So does it mean the transistors will be driven by both signals, which are product of modulation with carrier frequency and its phase-shifted signal(inverted signal) as shown below? Is it right?
  11. P

    Phase Shift or Polarity Inversion for Push-Pull Configuration??

    Hi all, In Class-D amplifier, the transistors are in Push-Pull configuration. To drive the transistors using the PWM signal, the signal given at either transistor is inverted of the other signal. The question is: From most of the references I read, why they normally used 180 degree phase...
  12. P

    Ideal Current Mode Class D (CMCD) question

    Hi all, I am designing this CMCD-PA using Agilent ADS. I would like to know, why did the voltage at output load (R4) form a half sinusoidal shape? Shouldn't it be a full sinusoidal waveform, similar to the current at R4?? You can refer to my schematic and the output in the attachment below. TQ
  13. P

    Help, Basic ADS question

    Hi, I'm new to ADS. Is it possible to use P_1Tone to produce square wave function instead of sine wave. If yes, how? TQ
  14. P

    Creating a sigma Delta ADC model

    Anyone know how can i create DAC_1_bit as in this diagram using simulink? Tq
  15. P

    Bluetooth module with circuit detection

    Hi all, I need to develop a project, which detect a circuit is opened(current doesnt flow) or closed(current flow) and transmit the information via bluetooth. So, my question, if im using bluetooth module, do i need a microController to read the input of the circuit, either the circuit is...

Part and Inventory Search

Back
Top